Ultra-thin oxynitrides can serve as gate dielectrics for the technology nodes 100 nm and below. In this work, we present the properties of ultra-thin oxynitride gate dielectrics prepared by RTP nitridation of Si in NH 3 followed by post-grown oxidation in O 2 or in steam (post nitridation anneal, PNA). The layers show excellent barrier properties including significantly lower leakage current compared to SiO 2 of identical equivalent oxide thickness (EOT). For the same EOT, the tunnel current density of the RTP oxynitride layers were about four orders of magnitude lower compared to SiO 2 . With optimised, the interface state density (D it ) of the RTP-grown oxynitride layer is in the region of a good SiO 2 layer (D it ∼ 1E11 eV −1 cm 2 ). X-ray photoelectron spectroscopy (XPS) data of selected oxynitride layers indicate that a nitrogen concentration of as high as 31% can be achieved by RTP process.
Introduction
Ultra-thin nitrides/oxynitrides can serve as a dielectric solution for the latest technology nodes [1] . The common methods for forming the nitride/oxynitride layers have been CVD-nitride deposition followed by post nitridation anneals (PNA) in oxygen containing gas ambients, rapid thermal oxynitridation in NO or N 2 O, plasma nitridation followed by a PNA in O 2 or rapid thermal nitridation of thin oxides in NH 3 . However, little work has been done using NH 3 in rapid thermal nitridation of Si to form Si 3 N 4 so far. In this article, we present the properties of ultra-thin silicon nitride/oxynitride layers prepared by rapid thermal nitridation of Si in NH 3 followed by PNA in oxygen and in steam. Prior to the nitridation, a native oxide reduction process was carried out in order to guarantee a well defined starting growth front with zero or controlled native oxide thickness. The oxynitrides were grown on bare wafers for basic quality characterisations and process optimisation as well as on device wafers for obtaining device related properties of the layers.
In situ pre-nitridation cleaning process
A key to successfully grow ultra-thin nitride layers on Si wafers is to start with a well defined Si surface. Usually, the Si surface is covered with native SiO 2 . Although this native oxide can be removed by wet chemical cleaning, e.g. diluted HF, spontaneous reoxidation of the Si surface after cleaning and before nitride growth can hardly be avoided. Furthermore, wet chemistry brings in other contaminants onto the Si surface which may deteriorate the quality of the subsequently grown nitride layer. Therefore, there is a need to have an in situ pre-nitridation cleaning process which reduces or in ideal case removes the native oxide inside the growth chamber immediately before the nitridation starts.
According to the growth/etch model of Eisele and coworkers [2] , there is a non-negligible diffusion of bulk silicon into the overlaying SiO 2 layer at elevated temperatures. For thin oxides, e.g. 1.2 nm native SiO 2 , this diffusion transports silicon atoms right to the SiO 2 /ambient interface leading to the following reactions:
Eq. (1) describes the growth of SiO 2 layer on the Si wafer in oxygen-containing ambient whereas Eq. (2) describes the conversion of SiO 2 into volatile SiO in very low oxygen concentration, e.g. pure Ar ambient. Due to its high vapour pressure at elevated temperatures, e.g. 900 • C or above, SiO desorbs from the surface of the Si wafer. In this way, the native SiO 2 layer can be reduced or completely removed. Immediately after this cleaning process, the nitride formation can be initiated without unloading the Si wafer from the growth chamber.
The surface quality of Si wafer after the in situ cleaning process may influence the subsequent nitride/oxynitride growth, therefore surface quality investigation on 200 mm Si wafers before and after the in situ cleaning process have been carried out. Si wafers, p-type with a 100 orientation and a native oxide of 1.2 nm, were processed in a Mattson 3000Plus RTP tool with pure Ar at 900 • C for 30 s. Before and after the cleaning process, the haze level of these Si wafers were found to be unchanged and has a mean value below 0.1 ppm (measured on a KLA Tencor SP1 haze and particle measurement tool). This indicates that the cleaning process does not deteriorate the surface of the Si wafer. Atmospheric ellipsometry measurement, carried out about 2 min after the process, indicated that at most two monolayers of native oxide was left on the Si surface after processing. The actual amount of native SiO 2 removed by this 900 • C process is still under investigation.
Rapid thermal growth of nitride layer
The rapid thermal nitridations have been done in Ardiluted NH 3 ambient. The nitride growth was carried out immediately after the in situ cleaning process in the same RTP chamber without unloading. For optimizing the NH 3 concentration, nitrides with equivalent oxide thickness (EOT) ∼1.3 nm were grown with the gaseous concentration of NH 3 in Ar varied between 3, 10 and 100%. The growth temperature was chosen to be around 1100 • C. The surface quality of the nitride layers were first investigated by atomic force microscopy (AFM). Area scan of 1 m × 1 m showed that typical surface roughness of as-grown nitride surface was less than 0.05 nm root-meansquare (RMS), see Fig. 1 . Our result indicates that the nitride surface flatness was comparable to that of the bare wafer before processing and no abnormal surface deterioration was caused by the cleaning process.
Second, the electrical quality of these nitride layers grown with different NH 3 concentrations were examined by C-V, G-V and I-V measurements on MOS capacitor structures with a diameter of 160 m and a thermally evaporated aluminum gate (without forming gas treatment). Usually, aluminum gate is not used on thin dielectric due to spike formation. However, the oxynitride layers in this work were found to have such a good barrier quality that no spike formation was observed. From the measured data, the interface state density was extracted by using the conductance method [3] and the tunnelling current density j at V G − V FB = −1 V was also obtained, here V G is the gate voltage and V FB the flatband voltage.
In Fig. 2 , the leakage current density j and the interface defect density D it of the nitride layers are shown as function of the NH 3 concentration. It can be seen that both the j and D it varies with the NH 3 concentration in Ar. With 10% NH 3 , j and D it shows a minimum of 0.02 A/cm 2 and 2.5 × 10 13 eV −1 cm −2 , respectively. This leakage current is impressively low and has a value of about two orders of magnitude lower than that of a typical 1.3 nm thick SiO 2 . However, the D it value is more than one order of magnitude higher than that of typical SiO 2 layers. This high D it value may be explained by the fact that as-grown Si 3 N 4 layer on native oxide/Si surface or even on pure Si surface contains free orbitals [4, 5] . These free orbitals create interface states and thus traps an electron or a hole depending on the position Fermi energy level.
The high interface state density of the as-grown nitride layer can be reduced by passivating the interface states treatments were determined respectively and are shown in Fig. 3 . As reference, the D it value of an as-grown wafer is also depicted. All post anneals led to further reduction of the interface state density. However, steam PNA led to a larger D it reduction than O 2 PNA. After the steam PNA, a D it as low as 6 × 10 11 eV −1 cm −2 was obtained. Interestingly, layers with PNA in steam followed by a forming gas treatment showed a even lower D it value of 1 × 10 11 eV −1 cm −2 . These D it values were two orders of magnitude lower than that of the as-grown layer. This dramatic reduction of D it may be caused by an H 2 passivation of the interface states. The leakage current j of the nitride layers after steam PNA with or without forming gas treatment was also reduced into the 1 × 10 −5 A/cm 2 regime which is more than four orders of magnitude lower than that of a SiO 2 layer with the same EOT thickness.
It is worth-while to summarise the leakage current j of gate dielectrics grown by different technologies as a function of EOT such that a fair comparison of these dielectrics with respect to their leakage current can be carried out, see Fig. 4 . All the wafers underwent Ar-cleaning before the nitride layer growth. The reflective index used for the ellipsometric measurements was 2.01.
All leakage currents of oxynitrides lay between that of SiO 2 and Al 2 O 3 , where SiO 2 layers form the upper limit and Al 2 O 3 layer form the lower limit. In the range between 1.0 and 2.0 nm EOT, RTP-grown oxynitrides with PNA in steam achieved extremely low leakage currents. LPCVD grown oxynitrides followed by N 2 O RTP show leakage currents lying between SiO 2 and NH 3 RTP technologies. We can therefore conclude that RTP-grown oxynitrides with PNA in steam is a good choice for gate dielectrics formation in the 100 nm and more advanced technology nodes.
Electrical characterizations of NMOS transistors with RTP oxynitride gate dielectrics
Selected RTP-grown oxynitride layers with similar optical thickness but various nitrogen contents (measured by X-ray photoelectron spectroscopy (XPS)) and EOTs were applied to NMOS transistors for obtaining device related electrical data. A description of the chosen oxynitride layers can be found in Table 1 . Since the optical thickness for all the oxynitride layers are nearly the same, an increase in N-content automatically leads to a decrease in EOT (see Fig. 5 ). With this choice of oxynitrides, we cover an EOT range from 1.0 to 1.41 nm and a very wide range of N-content from 13.1 to 31.4%. The NMOS gate leakage current of the oxynitrides were measured as a function of inversion oxide thickness (T ox ) and shown in Fig. 6 ; As control, typical leakage current data of oxynitride gate dielectrics grown by RF-PN followed by RF-PN-specific PNA are also shown. It can be seen that the leakage currents of the RTP and RF-PN gate oxynitrides obey the same trend from the 2.4 nm T ox regime (∼1.5 nm EOT) down to the 1.5 nm T ox regime (1.0 nm EOT). This observation indicates that the leakage current barrier quality of the RTP oxynitride is at least as good as the RF-PN oxynitrides.
The cross-wafer uniformity of threshold voltages is another key factor influencing the device yield and thus the production cost of transistors. The uniformity of threshold voltages (V T ) of long channel NMOS transistors with RTPgrown oxynitride gate dielectrics followed by O 2 or steam PNA were therefore investigated on 200 mm wafers and compared with those transistors with RF-PN gate dielectrics. It was observed that the cross-wafer non-uniformity (1σ) of the V T for the transistors with RF-PN gate dielectrics was about 36.5 mV while the non-uniformity of those transistors with RTP oxynitride gate dielectrics was only about 26.2 mV, which is 28% better, see Fig. 7 . This result indicates that transistors with RTP-grown oxynitride gate dielectrics may have more superior N-content and threshold voltage cross-wafer uniformity than those with RF-PN grown ones. 
Influence of N-content on channel mobility
The influence of the N-content on the channel mobility was also investigated. For the measurement of carrier mobility, Id ON of the transistors at V DS = 1.0 V normalized by Id OFF at the corresponding V T was used. In Fig. 8 , the normalized Id ON (dc-performance) of transistors with different RTP oxynitride gate dielectrics relative to the dc-performance of a reference transistor with RF-PN oxynitride gate dielectrics are shown. Decreasing N-content in the RTP oxynitride gate dielectrics leads to a continuous increase in relative dcperformance and hence in channel mobility. Estimated by extrapolation, a N-content of around 8-10% will lead to similar dc-performance between transistors with RTP-grown oxynitrides and those with RF-PN ones. This observation may be explained by the fact that due to large structural difference between Si 3 concentration contains free orbitals which lead to enhanced interface state density. These interface states promote charge carrier scattering and therefore reduce carrier mobility. The above result strongly indicates that an ideal RTP oxynitride gate dielectrics should have a higher N-concentration at the upper interface to achieve good barrier quality while at the Si/dielectrics the N-content should be lower, around 8%, in order to preserve high channel mobility.
Conclusion
In summary, RTP-grown oxynitride layers with EOTs relevant to the sub-100 nm technologies were investigated. Prior to nitridations, surface cleaning in Ar ambient at temperatures around 900 • C was carried out on the wafers and no abnormal surface disturbance was found. The as-grown nitride layers show excellently low leakage current compared to SiO 2 of identical thickness. With optimised PNA, the interface state density (D it ) of the RTP-grown silicon oxynitride layer is in the region of a good SiO 2 layer.
Selected oxynitride layers were applied to NMOS transistors for obtaining device performances. As reference, standard transistors with RF-PN grown nitrides as gate dielectrics were also tested. NMOS transistors with post annealed RTPgrown oxynitrides show in general similar gate leakage trend as the RF-PN references. The V th cross-wafer uniformity of transistors with RTP-grown oxynitride gates on 200 mm wafers were 28% better than those with RF-PN gates which shows the advantage of RTP-grown oxynitrides.
It was also discovered that increasing N-content in the RTP oxynitride gate dielectrics leads to a continuous decrease in dc-performance and hence a degradation of channel mobility. Estimated by extrapolation, a N-content of around 8% will lead to similar dc-performance between transistors with RTP-grown oxynitrides and those with RF-PN grown ones. This result strongly indicates that an ideal RTP oxynitride gate dielectrics should have a higher Nconcentration at the upper interface to enhance barrier quality while at the bulk Si/dielectric interface the N-content should be lower, around 8%, in order to preserve high channel mobility.
